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Introduction
As semi-conductor very deep sub-micron technologies ever get deeper, platforms and prototypes have become important concepts in the design and validation of electronic systems. As generic terms, platforms and prototypes have meant different things to different people, but are both related to three clear and serious difficulties the electronic industry has to face with: 1) industry disaggregationhorizontalization (market identification, system specification, components development, system assembly, silicon manufacturing, test and packaging are performed by distinct organizations), 2) time-to-market pressure and 3) a dramatic increase in non-renrrreni-e?igineering o\JRE) costs. These issues are pushing for consolidation of methodologies able to provide correct-the-jrsf-time IC designs for high-volume and low-cost systems on a chip (SoC). These methodologies are based on systematic component reuse [l] at all abstraction 1eveIs and @otentially high-level) synthesis of specific interfaces. They exploit the concept of orthogondization of concerns: a clear separation between architecture design and communication design is an important concept to handle SoC complexity and get productivity gains.
In this context, platforms aim at providing an IP-reuse framework for SoC design, thus reduce the IP development and integration phases, Potential system heterogeneity due to IP reuse is handled by either communication interface synthesis or definition of interface standards the reusable IP must comply with (i.e. point to point interfaces, generic interfaces: OCP, VCIIVSIA, or proprietary buses: AMBA, Coreconnect, PI-bus, etc.).
This paper presents our contribution in the field of digirul signal processor high-level synthesis (DSP-HLS) for a platform-based approach dedicated to rapid protoyping. We'll demonstrate that the platform-based design meet-in-the-middle paradigm fits not only to silicon design, but also perfectly to a rapid prototyping methodology assisted by high-level synthesis of hardware intellectual properties (IPS). It frees designers from implementing time consuming specific interfaces or designing custom processor cores to reach the application efficiency required. Hence, it shortens prototype refinements and then allows a wider system space validation by rapid prototyping instead of pure (co)simulation or emulation.
The paper is organized as follow: in section 2 we describe our contribution in term of rapid prototyping platform design and synthesis target using high level synthesis. We provide in section 3 experimental resdts of the rapid prototyping of a radio communication system design involving a DVB-DSNG (Digital Video Broadcasting -Digital Satellite News Gathering) system. We finally conclude and give insights in the future research our work suggested us.
System Design Flow with High-Level Synthesis

System Design Flow
In the prototyping platform context the design flow consists in mapping the functional architecture (interconnected algorithmic functions) of the application to be implemented onto the targeted platform architecture. The Functional architecture model is thus mapped onto a heterogeneous platform, as represented by the "function mapping" on Figure 1 . Actually two design methodologies are currently used for the hardware parts of a SOC:
Hand written design at the RT level (Register Transfer) allows optimal performance but is associated to important development and verification time, IP core including the design of a wrapper (communication interface) i n order to satisfy from the one hand the system constraints and the IP requirements from the other hand. Our approach consists in reducing the hardware IP core 
Introduction to High LRvel Synthesis
High Level Synthesis [l] [2] is analogous to software compilation transposed to the hardware domain. The source specification is written in a high-level language (Matlab, SystemC, C, VHDL, etc.) that models the algorithmic behavior of a complex hardware component. An automatic refinement process allows the mapping of the described behavior onto a specit-ic technology target depending of targeted constraints.
A flow including High Level Synthesis thus allows fast algorithm implementations. Thanks to formal proven automation algorithms, HLS tools generate an RTL architecture which respects the designer and the system constraints and which is reliable (error less) compared to a hand coded design. It claims especially to speed up design time versus register transfer level hand coding.
HLS is a constraint-based synthesis flow: hardware resources are selected from technology-specific libraries of components designed and characterized for a specified target. HLS can also be constrained to limit the hardware complexity (i.e. the number of allocated resources) and reach a given computation speed. Some FILS tools also support other system synthesis constraints: placement of data in dedicated memorization units [3] , data interfacing (amvaliproduction dates of input/output data) [4] ...
The high-level synthesis refinement process follows a top down approach as shown in figure 2. The first synthesis task i s the transformation of the algorithmic description to an internat representation modc1, which captures the algorithmic semantics. From this internal model, four main tasks [2] are performed: ( I ) Internal representation analyzing, computation identifying;
Hardware resource selection and allocation: for each kind of operation an operator type and its quantity has to be defined. ). Thanks to its high abstraction level, a behavioral description €or HLS can be made customizable through functional parameters. Each set of supported paramcter values and synthesis constraints allows to instantiate a different dedicated architecture that will fulfill specific functional requirements and achieve specific performance.
As a result, HLS tools can be seen as a relevant approach for implementing and benchmarking algorithms on different platforms and hardware resources in a rapid prototyping design process. 
to accurately stipulate the system interaction and constraints with the algorithm to be synthesized. The generated architecture is composed of 3 units as shown in figure 3 : the processing unit (Data-Path and Control-Unit), the memorization units and the communication unit which sends and receives data frodto the rest of the system. This architecture is generated in VHDL-RTL (direct input For commercial logical synthesis tools like ISERoundation from Xilinx, Quartus from Altera, etc.).
Figure 3 Gcnerated Architecture
As we target rapid prototyping system designs the architecture is currently generated using formal component libraries characterized for FPGA families (more than 190 libraries for Xilinx and Altera FPGAs) providing circuit constraint correctness.
GAUT also provides a VHDL test bench automatic generation which allow the designer to reuse its aIgonthmic level input stimulus avoiding hand coded errors and harmful time lost in time to market objective.
Experimental results
The proposed methodology is currently used in the ALIPTA (Algorithmic Level IP for Telecom Applications)
project. This project aims at developing a complete receiver compliant with the DVB-DSNG standard. Maximum cohesion with DVB-S1 is maintained, such as concatenated error protection to.improve digital communications quality. In particular, concatenated coding employing an inner convolutional code combined (Viterbi Decoder) with a Reed-Solomon outer code constitutes an attractive scheme that is commonly encountered in many applications ( fig. 4) .
As said before the behavioral descriptions ofthese IF cores have been written and synthesized using a HLS tool. From a single behavioral description, a variety of architectures have been generated, spanning a wide range of performance, including the constraints of the DVB-DSNG standard we target.
Before experimenting our approach with the Digital Video Broadcasting and Digital Satellite News Gattering application [5] we first analyze the decoding part. Computation metncs aims us to make implementation choices €or each function of the DVB-DSNG decoding part. Our mapping scheme is shown on figure 4 where the Viterbi and Reed Solomon decoders are implemented onto hardware blocs (computational intensive functions) and the synchronization part onto a general processor (software part). To end the software code generation, platfonn specific code has to be written to ensure the inter processing elements communication. The communication dnvers of the targeted platform are called inside the interface functions introduced in the macro-arclutecture model through an MI mechanism.
Thereby we have developed C++ concurrent sequential process like U 0 drivers: we provide a specific class for each type of link available on the platform.
Design synthesis results for the Viterbi and Reed Solomon decoders are presented in the next sections. Results are based on a Virtex-E FPGA technology with a 10 ns clock period, which is the maximum latency of the sequential operators in the technological library.
Viterbi decoding
The Viterbi algorithm is applicable to a varieq of decoding and detection problems which can be modeled by a finite-state discrete-time Markov process, such as convolutional and trellis decoding in digital communications [7] . Based on the received symbols, the Viterbi algorithm estimates the most likely state sequence according to an optimization criterion, such as the a posteriori maximum likelihood criterion, through a trellis which generally represents the behaviour of the encoder.
The generic descriptionof the Viterbi algorithm allowed us to synthesize architectures using different values for the following functional parameters: state number and throughput. For each generated architecture, the complexity (amount of logic elements) of the processing unit is given in figure 5 . Note that with the DVB-DSNG standard, the Viterbi decoder includes 64 states. 
Conclusion and perspectives
Traditional methods for rapid prototyping of hardware cores suffer from heavy limitations that prevent them from efficiently addressing both the algorithmic complexity and the high flexibility required by the various application profiles in fast implementation and prototyping issues. A high-level synthesis tool has k e n used for generating a set of hardware IF cores for Viterbi and Reed-Solomon decoders fitting various communication standards in a fastest way that hand coding. The generated architectures have been used in the case of a 26 Mbits/s DVB-DSNG decoder design. Results prove that high-level synthesis tools can manage complex algorithrmc descriptions and generate high performance architectures. Moreover HLS allows fast prototyping for different behavioral parameters and architecture exploration. Further efforts in our rapid prototyping methodology including HLS will focus on exploiting the possibility on the integrator's side to parameterize the communication channels accurately in order to automate the generation of the communication interface.
